1.4.1.5 - Norsk Data hardware - ND-100

Description

• 1 MB with dynamic memory for the ND-100 crate.
• Arranged as 22 bits words (16 bits ND-100 word (or 2 bytes) + 6 bits ECC).
• Using 44 pieces of DRAM chip for the memory, 262144 x 1 bit x 44 pieces (total 1408 KB).
• Print: A   ECO: D
• Print: B   ECO: D
• PCB size 367 x 280 mm, 4 layers
• Release date xx. xxx. xxxx

Chipset

• HM50256 - DRAM x 44 pieces

LEDs

• Upper limit display
• LD4 (yellow) - ½-1 MB active
• LD3 (yellow) - 0-½ MB active
• LD2 (red) - ERROR - memory error
• LD1 (red) - DISABLE - ECC disabled

Straps

• Memory size

Switches

• TH1 - Lower limit memory address
• TH2 - Lower limit memory address
• TH3 - Lower limit memory address
• SW1 - ECC disable switch

Connectors

• (A) Dummy
• (B) Not present
• (C) Standard ND-100 system bus