TC5588P/J-15,-20,-25,-35

8,192 WORD × 8 BIT CMOS STATIC RAM

DESCRIPTION

The TC5588P/J is a 65,536 bits high speed static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit from provides high speed feature.

The TC5588P/J has low power feature with device control using Chip Enable (CEI/CE2), and has Output Enable Input (OE) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form.

The TC5588P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible.

The TC5588P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

• Fast access time:

TC5588P/J-15 15ns (MAX.) TC5588P/J-20 20ns (MAX.) TC5588P/J-25 25ns (MAX.) TC5588P/J-35 35ns (MAX.)

Low power dissipation:

Operation TC5588P/J-15 135mA (MAX.)

TC5588P/J-20 115mA (MAX.) TC5588P/J-25 115mA (MAX.)

TC5588P/J - 35 115mA (MAX.) Standby 1mA (MAX.) 5V single power supply: 5V±10%

Fully static operation

Directly TTL compatible: All Input and Output

• Output buffer control : OE

Package

TC5588P: DIP28-P-300B TC5588J: SOJ28-P-300A


PIN CONNECTION

TC558	38P	TC5588	BJ
N.C. 0 1 A120 2 A703 A604 A505 A406 A307 A208 A109 A0010 LV01011 V02012 V03013 GND 014	28) V _{DD} 27) WE 26) CE2 25) A8 24) A9 23) A11 22) OE 21) A10 20) CE1 19) I/O8 18) I/O7 17) I/O6 16) I/O5	A12	28) V _{OD} 27) WE 26) CE2 25) A8 24) A9 23) A11 22) OE 20) CE1 19) VO8 18) VO7 17) VO6 16) VO5 15) VO4
(DIP)	(SOJ)	

PIN NAMES

A0~A12	Address Inputs
1/01~1/08	Data Inputs/Outputs
CET, CE2	Chip Enable Inputs
WE	Write Enable Input
ठह	Output Enable Input
Voo	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5~7.0	v
VIN	Input Voltage	- 2.0~7.0	V
Vout	Output Voltage	-0.5~V _{DO} + 0.5	V
Po	Power Dissipation	1.0	w
Tsolder	Soldering Temperature · Time	260 · 10	°C · sec
Tstrg	Storage Temperature	- 65~150	°C
Topr	Operating Temperature	-10~85	°C

DC RECOMMENDED OPERATING CONDITIONS ($Ta = 0 \sim 70$ °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Voo	Power Supply Voltage	4.5	5.0	5.5	٧
VIH	Input High Voltage	2.2	-	V _{DD} + 0.5	V
VII	Input Low Voltage	* - 3.0	-	0.8	V

^{*} Pulse width \leq 10ns, DC: -0.5V (min)

DC CHARACTERISTICS (Ta = 0~70°C, VDD = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITION		TYP.	MAX.	UNIT
In	Input Leakage Current	V _{IN} = 0~V _{DD}		-	•	± 1	μA
Іон	Output High Current	V _{OH} = 2.4V		- 4			mA
lot	Output Low Current	V _{OL} = 0.4V		8		_	mΑ
lo	Output Leakage Current	CET = V _{IH} or CE2 = V _{IL} or WE = V _{IL} or OE = V _{IH} , V _{OUT} = 0~V _{DD}		-	-	±1	μΑ
		Vpp = 5.5V tcycle = Min cycle	- 15	-	-	135	
1.		CET = VIL and CE2 = VIH	- 20				mA
1000	Operating Current	Other Inputs = V _{IH} /V _{IL}	- 25	_	_	115	111/
		I _{OUT} = 0mA	- 35				
loosi	Standby Current	$V_{DD} = 5.5V$ tcycle = Min cycle $\overline{CE1} = V_{1H}$ or $CE2 = V_{1L}$ Other Inputs = V_{1H}/V_{1L}		-	-	25	πΑ
IDDS2 *	,	$\overline{CE1} = V_{OD} - 0.2V$ or $CE2 = 0.2V$ Other Inputs = $V_{DO} - 0.2V$ or $0.2V$		-	-	1	···

^{*:} In standby mode with $\overline{CE1} \ge V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $\overline{CE2} \ge V_{DD} - 0.2V$ or $\overline{CE2} \le 0.2V$.

CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
CiN	Input Capacitance	V _{IN} = GND	5	pF
COUT	Output Capacitance	V _{OUT} = GND	7	pF

NOTE: This parameter periodically sampled is not 100% tested.

AC CHARACTERISTICS (Ta = $0 \sim 70^{\circ}$ C (1), $V_{DD} = 5V \pm 10\%$)

READ CYCLE


			8P/J-15	TC558	8P/J-20	TC558	8P/J-25	TC558	8P/J-35	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{RC}	Read Cycle Time	15		20		25		35		
tacc	Address Access Time	-	15		20		25		35	
tco1	CET Access Time	_	15	_	20	-	25	-	35	
tcoz	CE2 Access Time	-	15	-	20	-	25	-	35	
^t O€	OE Access Time	-	9		10	-	12		12	
tон	Output Data Hold Time From Address Change	5	-	5	_	5	_	5	-	ns
^t COE	Output Enable Time from CET or CE2	5	-	5		5		5	-	,,,
tcop	Output Disable Time from CET or CE2	-	5	-	6	-	6		6	
[†] OEE	Output Enable Time from OE	0	-	0		0	-	0		
topo	Output Disable Time from OE	_	5		5		5		5	
tpU	Chip Selection to Power Up Time	0	-	0	-	0		0		
t _{PD}	Chip Deselection to Power Down Time	-	15	-	20	-	25	_	35	

WRITE CYCLE

		TC5588P/J-15		TC5588P/J-20		TC5588P/J-25		TC5588P/J-35		
SYMBOL	PARAMETER PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
twc	Write Cycle Time	15	-	20	_	25		35	_	
tcw	Chip Enable to End of Write	12	-	13	_	15		15	_	
tas	Address Set Up Time	0	-	0		0		0		
₹wp	Write Pulse Width	12	-	13	-	15		15	-	
twe	Write Recovery Time	0	-	0_		0		0		ns
tos	Data Set Up Time	9	-	10	-	12	-	12	-	
t _{DH}	Data Hold Time	0	-	0	-	0		0		
toew	Output Enable Time from WE	0	-	0	-	0		0		
topw	Output Disable Time from WE	_	6	-	6	-	6	-	6	


ACTEST CONDITIONS

Input Puise Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1




TIMING WAVEFORMS


READ CYCLE (2)




WRITE CYCLE 1 (5) (WE Controlled Write)



WRITE CYCLE 2 (5) (CE1 Controlled Write)



WRITE CYLCE 3 (5) (CE2 Controlled Write)



- NOTES: 1. The operating temperature (Ta) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
 - 2. WE is High for Read Cycle.
 - 3. Assuming that $\overline{\text{CEI}}$ Low transition or CE2 High transition occurs coincident with or after $\overline{\text{WE}}$ Low transition, Outputs remain in a high impedance state.
 - Assuming that CEI High transition or CE2 Low transition occurs coincident with or prior to WE High transition, Outputs remain in a high impedance state.
 - **5.** Assuming that \overline{OE} is High for Write Cycle, Outputs are in a high impedance state during this period.
 - These Parameters are specified as follows and measured by using the load shown inFig. 1.
 - (A) tooe, toee, toew Output Enable Time
 - (B) tCOD, tODO, tODW Output Disable Time

