

# HM511001 Series

## 1048576-word x 1-bit CMOS Dynamic Random Access Memory

The Hitachi HM511001 Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511001 has realized higher density, higher performance and various functions by employing 1.3 $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM511001, offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM511001 to be packaged in standard 18-pin plastic DIP, CERDIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

### ■ FEATURES


- High Speed: Access Time 100/120ns (max.)
- Low Power: 300mW (active), 10mW (standby)
- Nibble mode capability
- 512 refresh cycles . . . (8ms)
- 3 variations of refresh:  $\overline{\text{RAS}}$  only refresh  
CAS before  $\overline{\text{RAS}}$  refresh  
Hidden refresh

### ■ ORDERING INFORMATION


Type No.	Access Time	Package
HM511001-10 HM511001-12	100ns 120ns	300 mil 18 pin CERDIP
HM511001P-10 HM511001P-12	100ns 120ns	300 mil 18 pin Plastic DIP
HM511001ZP-10 HM511001ZP-12	100ns 120ns	20 pin plastic ZIP
HM511001JP-10 HM511001JP-12	100ns 120ns	20 pin Plastic SOJ

### ■ PIN ARRANGEMENT


- HM511001 Series,  
HM511001P Series



- HM511001JP Series




### HM511001 Series



(DG-18A)

### HM511001P Series



(DP-18C)

### HM511001ZP Series




(ZP-20)

### HM511001JP Series



(CP-20D)

- HM511001ZP Series




■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to  $V_{SS}$  . . . . . -1V to +7V  
 Operating temperature,  $T_a$  (Ambient) . . . . . 0 to +70°C  
 Storage Temperature (Plastic) . . . . . -55 to +125°C  
 Storage Temperature (Cerdpip) . . . . . -65 to +150°C  
 Power dissipation . . . . . 1W  
 Short circuit output current . . . . . 50mA

$A_0 - A_7$	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
$\overline{RAS}$	Row Address Strobe
WE	Read/Write Input
$V_{CC}$	Power (+5V)
$V_{SS}$	Ground
$A_8 - A_{15}$	Refresh Address Inputs

■ BLOCK DIAGRAM



■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	1
Input High voltage	$V_{IH}$	2.4	-	6.5	V	1
Input Low voltage	$V_{IL}$	-2.0	-	0.8	V	1

Note) 1. All voltages referenced to  $V_{SS}$

■ DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0$  to  $+70^\circ C$ )

Parameter	Symbol	Test Condition	HM511001-10		HM511001-12		Unit	Note
			min.	max.	min.	max.		
Operating Current	$I_{CC1}$	RAS, CAS Cycling: $t_{RC} = \text{min.}$	-	60	-	50	mA	1
Standby Current	$I_{CC2}$	RAS, CAS = $V_{IH}$ Dout = High-Z	TTL interface	-	2	-	2	mA
		RAS, CAS $\geq V_{CC}-0.2V$ , Dout = High-Z	CMOS interface	-	1	-	1	
Refresh Current	$I_{CC3}$	RAS only Refresh, $t_{RC} = \text{min.}$	-	50	-	40	mA	
Standby Current	$I_{CC5}$	RAS = $V_{IH}$ , CAS = $V_{IL}$ Dout Enable	-	5	-	5	mA	1
Refresh Current	$I_{CC6}$	CAS before RAS Refresh, $t_{RC} = \text{min.}$	-	50	-	40	mA	
Nibble Mode Supply Current	$I_{CC8}$	RAS = $V_{IL}$ , CAS Cycling, $t_{NC} = \text{min.}$	-	50	-	45	mA	
Input Leakage	$I_{LI}$	$V_{in} = 0$ to $+7V$	-10	10	-10	10	$\mu A$	
Output Leakage	$I_{LO}$	$V_{out} = 0$ to $+7V$ , Dout is disabled	-10	10	-10	10	$\mu A$	
Output Levels	$V_{OH}$	$I_{out} = -5$ mA	2.4	$V_{CC}$	2.4	$V_{CC}$	V	
	$V_{OL}$	$I_{out} = 4.2$ mA	0	0.4	0	0.4	V	

Note) \*1.  $I_{CC}$  depends on output loading condition when the device is selected,  $I_{CC}$  max. is specified at the output open condition.

■ CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 25^\circ C$ )

Parameter		Symbol	typ.	max.	Unit	Notes
Input Capacitance	Address, Data-in	$C_{I1}$	-	5	pF	1
	Clocks	$C_{I2}$	-	7		1, 2
Output Capacitance	Data-out	$C_o$	-	7		

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2. CAS =  $V_{IH}$  to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0$  to  $+70^\circ C$ )<sup>1),10)</sup>

Parameter	Symbol	HM511001-10		HM511001-12		Unit	Note
		min.	max.	min.	max.		
Access Time from RAS	$t_{RAC}$	-	100	-	120	ns	2, 3
Access Time from CAS	$t_{CAC}$	-	50	-	60	ns	2, 3
Output Buffer Turn-off Delay	$t_{OFF}$	-	25	-	30	ns	5
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	ns	6
Random Read or Write Cycle Time	$t_{RC}$	190	-	220	-	ns	
RAS Precharge Time	$t_{RP}$	80	-	90	-	ns	
RAS Pulse Width	$t_{RAS}$	100	10000	120	10000	ns	
CAS Pulse Width	$t_{CAS}$	50	10000	60	10000	ns	
RAS to CAS Delay Time	$t_{RCD}$	25	50	25	60	ns	
RAS Hold Time	$t_{RSH}$	50	-	60	-	ns	7
CAS Hold Time	$t_{CSH}$	100	-	120	-	ns	

(to be continued)



Parameter	Symbol	HM511001-10		HM511001-12		Unit	Note
		min.	max.	min.	max.		
CAS to $\overline{\text{RAS}}$ Precharge Time	$t_{CRP}$	10	—	10	—	ns	
Row Address Setup Time	$t_{ASR}$	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	15	—	15	—	ns	
Column Address Setup Time	$t_{ASC}$	0	—	0	—	ns	
Column Address Hold Time	$t_{CAH}$	20	—	20	—	ns	
Write Command Setup Time	$t_{WCS}$	0	—	0	—	ns	8
Write Command Hold Time	$t_{WCH}$	25	—	25	—	ns	
Write Command Pulse Width	$t_{WP}$	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{RWL}$	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{CWL}$	35	—	40	—	ns	
Data-in-Setup Time	$t_{DS}$	0	—	0	—	ns	9
Data-in Hold Time	$t_{DH}$	25	—	25	—	ns	9
Read Command Setup Time	$t_{RCS}$	0	—	0	—	ns	
Read Command Hold Time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0	—	0	—	ns	
Read Command Hold Time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	10	—	10	—	ns	
Refresh Period	$t_{REF}$	—	8	—	8	ms	
Read-Write Cycle Time	$t_{RWC}$	220	—	255	—	ns	
Read Modify Write Cycle Time	$t_{RWS}$	140	—	165	—	ns	
RAS to $\overline{\text{WE}}$ Delay	$t_{RWD}$	90	—	110	—	ns	8
CAS to $\overline{\text{WE}}$ Delay	$t_{CWD}$	40	—	50	—	ns	8
CAS Setup Time	$t_{CSR}$	10	—	10	—	ns	
CAS Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	$t_{CHR}$	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	$t_{RPC}$	10	—	10	—	ns	
Nibble Mode Access Time	$t_{NAC}$	—	30	—	35	ns	
Nibble Mode Cycle Time	$t_{NC}$	50	—	55	—	ns	
Nibble Mode CAS Precharge Time	$t_{NCP}$	10	—	10	—	ns	
Nibble Mode CAS Pulse Width	$t_{NCA}$	30	—	35	—	ns	
Nibble Mode RAS Hold Time	$t_{NRSH}$	40	—	50	—	ns	
Nibble Mode Read Modify Write Cycle Time	$t_{NRWC}$	65	—	75	—	ns	
Nibble Mode Write Command CAS Read Time	$t_{WCWL}$	20	—	25	—	ns	
Nibble Mode CAS to $\overline{\text{WE}}$ Delay Time	$t_{NCWD}$	20	—	25	—	ns	


## Notes)

- AC measurements assume  $t_T = 5\text{ns}$ .
- Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- $t_{WCS}$  and  $t_{CWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \geq t_{CWD}(\text{min})$ , the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100 $\mu\text{s}$  is required after power-up. Then execute at least 8 initialization cycles.




■ TIMING WAVEFORMS

● Read Cycle




Note) : Don't care

● Early Write Cycle




Notes) 1. : Don't care  
2.  $t_{WCS} \geq t_{WCH}$  (min.)

• Delayed Write Cycle




• Read-Modify-Write Cycle




Notes) 1. : Don't care 2.  $t_{RWD} \geq t_{RW(min)}$  3.  $t_{CWD} \geq t_{CW(min)}$




• RAS Only Refresh Cycle




• Hidden Refresh Cycle




• CAS Before RAS Refresh Cycle



• Nibble Mode Read Cycle




• Nibble Mode Write Cycle





• Nibble Mode Read Modify Write Cycle



Note) : Don't care